This work deals with the simulation of two-dimensional impurity diffusion in CMOS silicon devices. The Reverse Modeling method was used to determine the diffusion coefficient (Dl), surface recombination rate of defects (K,) and the characteristics of the injecting source. Analysis showed similarity between Dl in 2-D system compared with the value obtained from non-patterned samples. The results for Dl and K, are very well described by the Arrhenius expressions. Dl was found to be related to the substrate type e.g. EPI or CZ. The values of K, related to the interface type, oxidizing or non-oxidizing (SOz or Si3N4).
Introduction
Simulation of semiconductor device structures requires modeling the underlying physics of semiconductor fabrication processes. The need for accurate simulation becomes more critical with the growing complexity of design and the continuing reduction in device dimensions. For this reason much effort has been invested in determining the values of model parameters, which give good predictive capability. The primary goal of this work is to develop a Reverse Modeling concept, which can be used to determine model parameters that cannot be measured directly. This method was used to study 2-D impurity diffusion in CMOS silicon devices, and the interaction between point defects and diffusing species. The parameters determined were the diffusion coefficient (Dl) and surface recombination rate of interstitials (K,) and the characteristics of the injecting source, 0, that represents the amount of Si atoms consumed during oxidation and injected as intertistals down into the bulk.
The Reverse Modeling concept
The Reverse Modeling concept enables studying process parameters and is based on statistical comparison between 2-D process and device simulations and various electrical and physical measurements of sub-micron devices. A process simulator was used to compute the physical characteristics of a CMOS device. Using this data, a device simulator was used to predict electrical characteristics, which were compared with measurements of real devices. The comparison was used as feedback to update the process simulator, until a reasonable agreement was reached. Unlike fhction fitting, this concept does not require a direct measurement of the studied parameters.
Parameters for point defect diffusion and recombination
The physical mechanism of atomic diffusion is similar in all semiconductor systems. However, the complexities of devices, introduce new boundary conditions for the diffusing elements. For example, in cases where part of an implanted layer was covered by nitride capping before oxidation, three types of difision conditions need to be studied: under the cover, in the oxidized area and in the transient zone around the blocking edge. It is generally accepted that injection of silicon atoms from the growing oxide lead to oxidation enhanced difhsion (OED). The injected interstitials will diffuse, like any other element, having temperature depended difhsivity (DI). Some interstitials that reach an interface, will recombine at the "recombined surfaces" having a surface recombination rate KI. Assuming no generation or presence of vacancies, one can specify a linear combination of flux and field at the boundary:
where Cl and C; are the local and the equilibrium concentrations of interstitials, respectively.
The left hand-side of equation 1 is the "thermodynamic force" ( V C , ) or the "driving force for difision" ( D , V C , ) into the silicon bulk [I] . The right hand-side, represents the surface injection flux, where B is the percentage of consumed silicon lattice atoms that are injected back into the silicon bulk as interstitials, and dddt is the oxide growth velocity. The power S depends on the oxidation conditions with typical values of 0.3-0.6 [2] . The values of Dl, KI and 19 are hard to obtain, since they can found only through modeling of another phenomena, like OED [3, 41 or Oxidation Induced Stacking Faults (OISF) [5] . KI, values can only be extracted using special test structure [12, 61. A literature review for the values of Dl, Kl and 0 showed considerable scatter in results up to several orders of magnitude.
Experimental details and calculation methods
The study was initiated by tuning the process and device simulators by I -D process modeling adjustment, using results of 1-D SIMS, thickness, and sheet resistance measurements. 2D electrical modeling for the mobility and threshold voltage was adjusted based on long channel device measurements. The bulk of the work included experiments performed under different process conditions namely heat treatment under N2 or dry 0 2 atmospheres, at different temperatures. Submicron CMOS devices were fabricated using 0.8y technology, with gate lengths in the range of 1 . 6~ to 0.56% full details are given by Shauly [7] . 2-D process and device simulations were executed using SUPREM-IV [8] and MEDIC1 [9] , respectively. A large matrix of simulations was run using the principles of statistical design of experiments, to find the values of Dl, KI and 8. This matrix enabled fitting a quadratic model for each one of the electrical parameters to quantify it's sensitivity to the post implantation heat treatment conditions. A large number of electrical testing (ET) parameters were measured including transistor drive current, threshold voltage, transistor peak substrate current and more. For each of the matrix simulation runs, the response value (A) was calculated, to evaluate the difference between simulation and experimental results.
(~s i r n u l a t i m -Oexperimenta, )-('simulation -'experimental A = 1 SCALE (2) where "0" refers to the values obtained under oxidation conditions, and " N to the values obtained at N2 ambient conditions. To facilitate a joint solution for more than one ET parameter, the observed A was also scaled by dividing by a predetermined scaling factor for each ET parameter.
Results and discussion
The accuracy of the simulation system was verified using a series of transistors implanted with different pLDD doses and annealed under N2 ambient. The measured and simulated values of electrical parameters of these transistors were equal within experimental error. This gave confidence that simulation system describes well the devices fabricated with N q anneal. Based on this, it was concluded that the results obtained to describe OED using the Reverse Modeling concept do reflect the effects of O2 in the anneal ambient. Using surface response method and setting A equal to 0, values for Dr, Kr and B were found.
Over the temperature range of 800°C -950°C, the results for Dr and Kr are very well described by the Arrhenius expressions:
The typical value of B in this temperature range was found to be 0.01. The parameter showed weak dependence on temperature. To validate these results, B profiles after oxidation, as measured using SIMS, were compared with 1-D simulated profiles and Dr was extracted. Analysis showed similarity between Dr in 2-D system compared with the value obtained from non-patterned samples (Fig 1) . Since the intestinal diffusivity in the bulk does not depend on the nature of the interface surrounding the bulk, the values obtained for Dl were similar (see lines c& d). Comparison with results from the literature showed similarity to results obtained by some researchers (lines e & f), and pronounced differences compared with others (lines a & g). Careful examination of the data showed that Dl depends on the substrate material. We verified experimentally this assumption and showed that Dl in samples having epitaxial (EPI) top layer, is higher by a factor of 3 compared to Czochralski (CZ) samples. A model for bulk trapping which affects Dr was proposed. Interactions of interstitials with traps located in the bulk have reduced Dr. The fact that the bulk traps density is lower in EPI samples compared to CZ, explained the higher value of Dl found. The activation energy for the surface recombination rate was found (Fig 2) . The variations between the values of Kr were attributed to the dependence of Kr on interface type (Table 1) . The difference was explained for the first time, by stress induced from the upper layers, into the silicon substrate. Experiments showed that Kl of samples having a strained Si3N4/Si layer was half an order of magnitude lower compared to samples with Si02/Si interface An explanation for the reduction in Kr with a rise in temperature was given by decomposition of Si02 molecules to Si+Oz. Some of the Si atoms have diffused and were trapped to the Si/Si02 interface, reducing Kl.
Finally, the equilibrium concentration of interstitials was calculated based on the D, C; relation developed by [lo] . This gave the ability to present a full set of parameters needed for simulation of 2-D diffusion of B in Si. [13, 8] ; (f) [6] ; (g) [5] .
work, and by other researchers. (a) [14] ; (b) [5] ; (c) [6] ; (d) [13] ; (e) 2-D, This work; (9 [2, 81.
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